The K-1008 Visable Memory is a carefully engineered, manufactured, and tested product that should operate perfectly when handled and installed according to the following instructions. Note that the board is shipped in a black conductive plastic bag. Since MOS integrated circuits are used, damage from static discharge is possible. It is helpful to reduce static by working in an area with concrete floors and a reasonable humidity level. If this is impossible, at least avoid wearing rubber soled shoes and move slowly in the work area. When unpacking or handling the board, touch the screw sticking up in the middle of the heatsink first and release it last. Note that the preceeding comments apply equally to the KIM board which of course contains MOS IC's also.

Jumper socket S 1 is shipped with jumpers installed for board addressing between 2000 and $3 F F F$ and the full screen enabled. If at all possible, the board should be tested in the user's system with these jumpers intact. Following testing, they may be reconfigured as desired according to the table below:

| ADDRESS RANGE | INSTALL | JUMPERS |  |
| :---: | ---: | :---: | :---: |
| $2000-3 F F F$ | $1-16$ | $3-14$ | $6-11$ |
| $4000-5 F F F$ | $1-16$ | $4-13$ | $5-12$ |
| $6000-7 F F F$ | $1-16$ | $4-13$ | $6-11$ |
| $8000-9 F F F$ | $2-15$ | $3-14$ | $5-12$ |
| A000-BFFF | $2-15$ | $3-14$ | $6-11$ |
| C000-DFFF | $2-15$ | $4-13$ | $5-12$ |

To blank first 4 K of the screen (lines $0-101$ and part of 102) install a jumper between S1-7 and S1-10. To blank the second 4 K (part of line 102 and lines 103-199) install a jumper between S1-8 and S1-9. Never install both jumpers.

If desired, the user may install DIP headers wired with the jumpers or a standard 8 pole dipswitch into S1.

Connection to the KIM-1 should be as indicated in the accompanying chart. The easiest method of connection to the KIM is with an MTU model K-1005 motherboard/cardfile. Alternatively the user may obtain two $2 \times 22$ pin printed circuit board edge connectors (.156" contact spacing) such as the one supplied with the KIM and wire them together except for contact $X$. Wire length should not exceed 4 inches. Plug the KIM expansion connector into one of the sockets, make the indicated connections to the application connector, and make the indicated power connections. The visabie memory may then be plugged into the other connector. Note that as shipped the board requires an unregulated voltage between +7 and +12 volts to operate the logic and another unregulated voltage between +14 and +20 volts to operate the memory chips such as provided by the expansion outputs of an MTU K-1000 power supply. The on-board regulators may be bypassed by shorting the two outside pins of each regulator IC together if the user wishes to use a regulated power source.

The video cable to the monitor should be high quality 75 ohm coax if the length exceeds 5 feet. A standard RCA phono plug is required at the VM end of the cable. For only one monitor along the cable, impedance matching at the monitor is not required. For maximum utilization of the high resolution capabilities of the Visable Memory, a video monitor or converted television is recommended. If a converted TV is used make sure that negative-going sync is expected and make doubly sure that the TV chasis is not hot!

With some monitors minor adjustment of the horizontal hold control will be necessary to obtain synchronization and to center the image horizontally. The video input level may need to be adjusted when using certain surplus computer terminal monitors. This may be accomplished with a 250 ohm pot accross the monitor video input or trial and error substitution of carbon resistors in the 50 to 250 ohm range. Excessive "swimming" of the image is either due to an external AC magnetic field such as from a computer power supply or is the fault of the monitor itself. The latter situation may be improved considerably by increasing the monitor's internal power supply filter capacitors.

After connecting the KIM, the monitor, and the power supply, the system may be turned on. The monitor should show a stable, semi-random pattern of memory contents. Adjust the horizontal hold, vertical hold, brightness, and contrast controls until a clear, stable and centered image is obtained. All corners of the image should be visable. If not adjust the monitor's height and width controls.

Pressing RESET on the KIM should initiate normal KIM operation. Set the address to 2000 and store different values there. The bit pattern in binary should show up in the upper left corner of the screen. The KIM data display should be stable and reflect the data stored. Go to 2001 and repeat.

If all is well at this point the test program supplied with the Visable Memory should be loaded through the KIM keyboard and dumped to cassette tape. The entry point is 0200 and the program should start by showing a series of different checkerboards. After 16 checkerboards are displayed, random bit patterns are generated and checked. After 16 of these the cycle repeats but with different patterns. The program should run indefinitely without stopping. If it does stop, locations 0000 and 0001 indicate the address of the failure and address 0002 shows the bit or bits in error. The checkerboard pattern is ideal for adjusting vertical linearity of the monitor also.

At this point checkout of the Visable Memory is complete and the user may now begin to write programs for it.

## APPLICATION OF MULTIPLE K-1008 BOARDS


#### Abstract

Besides use as a display board, the K-1008 outperforms the KIM manufacturer's 8 K memory board in terms of power consumption and availability. It al so does not require any external logic to connect directly to the KIM. When using multiple Visable Memories, it is advisable to remove U1, which is socketed, from all of the boards except one. This reduces address bus loading. The KIM bus is rated to drive three K-1008's and typically can easily drive four. The K-1000 power supply is rated to drive two K-1008's along with the KIM but can typically drive four of them also. In fact, the boards are tested four-at-a-time for 24 hours in this configuration.

Multiple Visable Memories may also be used for gray scale or color applications. Once synchronized, the boards will remain in perfect synchronization due to the fact that they all are synchronized to the same crystal controlled clock. Initial synchronization may be performed by force resetting the counter chains on all boards at power up. An application note detailing gray scale and color applications will be available shortly.


## ADJUSTING THE DOT SYNC POTENTIOMETER

This adjustment was carefully made at the factory with the aid of an oscilloscope and should never require readjustment. However if the KIM display is unstable when examining VM contents or a random shimmy (not steady waver) is seen in the displayed image the pot may have fallen out of adjustment. Rotate the pot until a stable screen image is seen and the KIM data display is stable when examining a VM location. If a multimeter is available, further rotate the pot until a voltage reading at U8 pin 13 of 1.4 volts is achieved. The monitor and KIM displays should remain stable. If a meter is not available, note the extremes of rotation that provide stable displays and set the pot midway between the extremes. A spot of nail polish will serve to prevent future drifting of the adjustment.

Display Format: 200 lines, 320 dots per line, non-interlace
Scanning Frequencies: (derived from KIM-1 crystal clock) Horizontal: $15,625 \mathrm{~Hz}$, Vertical: 60.1 Hz .
Required video bandwidth: 4 mHz minimum
Output: 1.25 V p-p composite video into 75 ohms, sync negative
Adjustments: One, dot sync (factory aligned on assembled units)
Power requirements: +7.5 volts unregulated $.25 \mathrm{amp},+16$ volts unregulated . 25 amp .
Sockets: 16 memory IC's, address and blanking jumpers, and vector fetch gate (7430) are socketed.
Memory type: 22 pin 4 K dynamic RAM, National Semi. MM5280 or equ. Access time: greater than 100NS data stable time prior to fall of Phase 2 clock
Cycle time: internally synchronized to $1.0 \mathrm{mHz} \overline{\text { Phase } 2}$ clock from host system
Printed circuit board: 11 " wide by $5^{\prime \prime}$ tall exclusive of goldplated edge connector, plated-through holes
Inclusions: bare or assembled and tested board; instruction manual containing schematic, trouble-shooting tips, and memory diagnostic (fun to watch!)
Price: Assembled and tested - $\$ 289.00$
Bare board - $\$ 40.00$
Kits are not available.
Quantity discounts are available, please request on letterhead a current MTU price list.
Delivery: First retail delivery is January, 1978. Standard delivery schedule is stock to 2 weeks for retail orders. Delivery on larger quantities is individually negotiated.

PIN CONNECTIONS

| Signal | KIM | K-1008 | Signal | KIM | K-1008 |
| :---: | :---: | :---: | :---: | :---: | :---: |
| SYNC | E-1 | N.C. | ADDR BUS 0 | E-A | A |
| RDY | E-2 | N.C. | ADDR BUS 1 | E-B | B |
| PHASE 1 | E-3 | N.C. | ADDR BUS 2 | E-C | C |
| IRQ | E-4 | N.C. | ADDR BUS 3 | E-D | D |
| SET OVERFLOW | E-5 | N.C. | ADDR BUS 4 | E-E | E |
| NON-MASK INT. | E-6 | N.C. | ADDR BUS 5 | E-F | F |
| RESET | E-7 | N.C. | ADDR BUS 6 | E-H | H |
| DATA BUS 7 | E-8 | 8 | ADDR BUS 7 | E-J | J |
| DATA BUS 6 | E-9 | 9 | ADDR BUS 8 | E-K | K |
| DATA BUS 5 | E-10 | 10 | ADDR BUS 9 | E-L | L |
| DATA BUS 4 | E-11 | 11 | ADDR BUS 10 | E-M | M |
| dATA BUS 3 | E-12 | 12 | ADDR BUS 11 | E-N | N |
| DATA BUS 2 | E-13 | 13 | ADDR BUS 12 | E-P | P |
| DATA BUS 1 | E-14 | 14 | ADDR BUS 13 | E-R | R |
| DATA BUS 0 | E-15 | 15 | ADDR BUS 14 | E-S | S |
| K6 | E-16 | N.C. | ADDR BUS 15 | E-T | T |
| SING. STP. OUT | E-17 | N.C. | PHASE 2 | E-U | N.C. |
| +7.5 UNREG | N.C. | 18 | READ/WRITE | E-V |  |
| VECTOR FETCH | A-J | 19 | READ/WRITE | E-W | WNC |
| DECODE ENAB. | A-K | 20 | * 16 UNREG* | *** | X |
| +5 REG. | E-21 | N.C. | PHASE 2 | E-Y | Y |
| GROUND | E-22 | 22 | RAM R/W | E-Z | N.C. |

*** This signal must connect to the K-1008 only, not the KIM!

Programming of the K-1008 to display text and graphics is very straightforward. The display is essentially a matrix of dots with 200 rows of 320 dots per row. For addressing purposes the dots can be numbered from 0 to 63,999 with dot 0 being the upper left-hand corner dot, dot 319 being at the upper right corner, dot 320 being the leftmost dot on the next row down, and 63,999 being the lower right-hand corner dot. Eight horizontally adjecant dots make up one byte of memory with the position of the dots on the display corresponding to the position of the bits in the byte. Thus dot 0 is the leftmost bit (bit 7) of the first byte in the visable memory (generally at memory address 200016 ). Conversely dot 319 would be the rightmost bit (bit 0) of the fourtieth byte (typically address 203716).

Usually graphics programming is performed using the $X-Y$ method of identifying a particular dot position. Although the origin of the coordinate system can be assumed to be anywhere, it is convenient to place it at the lower left corner of the display. Thus all of the displayable points are in the first quadrant and $X$ and $Y$ are always positive numbers. To convert from $X-Y$ point coordinates to a dot number is a simple matter involving evaluation of the equation: DOT \# =
(199-Y)*320+X . Conversion from the dot number to a byte address and bit number (assuming most significant bit is bit 0 ) is as follows: BYTE ADDR $=$ VM BASE ADDR + INT(BIT \#/8); BIT \# = REM(BIT \#/8) . Going directly from coordinates to byte address and bit number is as follows: BYTE ADDR $=$ VM BASE ADDR + (199-Y)*40+INT(X/8); BIT \# = REM (X/8) . Note that the multiplication by 40 can be accomplished in steps as follows: $A * 40=(A+A * 4) * 8$ where multiplication by 4 and 8 is accomplished by shifting left 2 and 3 positions respectively. Divison by 8 is accomplished by shifting right 3 positions.

Once the byte and bit addresses are found, the dot may be turned on with the logical OR instruction, turned off with an AND instruction, or flipped with an EOR instruction. It is convenient to write subroutines that accept $X$ and $Y$ coordinates as input and set, reset, flip, write, or read a dot. These would in turn call a subroutine to compute the byte and bit addresses from $X$ and $Y$ coordinates. A more sophisticated subroutine would accept the coordinates of the endpoints of a line and fill in the points forming the closest approximation to the straight line between them. Characters may be drawn either as line segments or a dot matrix by using a font table and calls to the appropriate routine. In special cases drawing speed may be greatly increased by handling the 8 dots in a byte simultaneously.

Since the $X$ coordinate may be as large as 319 which requires 9 bits to represent, the $X$ coordinate must be a double-precision number. Although $Y$ will fit into 8 bits, it too should be double precision for consistency and software compatibility with future display hardware upgrades. It is entirely possible that within two years from now we will see the introduction of a 640 wide by 400 high display using 16K dynamic RAM's!

Although it is a lot of fun to build up graphic subroutines yourself, it is possible that some users would prefer to have the work done for them. A set of utility routines including those discussed above plus some others and a full $320 \times 200$ LIFE game are under development and will be available shortly for $\$ 20.00$ as printed, heavily commented source listings.

In the unlikely event that the Visable Memory does not work properly the following suggestions should be tried before returning the board to the factory for repair. This is to the customer's benefit since shipping delays alone often amount to two weeks even if the repairs are made immediately upon receipt at the factory.

If the display is an unsynchronized mess first try adjusting the horizontal and vertical hold controls on the monitor. Some monitors may be super sensitive about the video amplitude so try to adjust that too with the pot or resistors as previously mentioned. A long length of severely mismatched coax cable may distort the sync pulses beyond recovery so try a short length first. Try a friend's monitor or a CCTV monitor at school.

If the display outline itself is stable but the individaul display dots are randomly changing and/or the KIM is unable to write and read data reliably in the VM check your power supply. Although unregulated input voltages are expected, the DC voltage minus the ripple must not be less than 14 volts and 7 volts for the memory and logic supplies respectively. If a voltmeter indicates less than 15 and 8 volts be suspicous. Try a larger filter capacitor in the power supply. If it makes any difference then that is the problem area. If the on-board regulators are bypassed, make sure that the supply voltages measured at the IC pins are within $4 \%$ of +12 and +5 and that ripple is less than 50 millivolts peak-to-peak. If the problem persists, carefully adjust the potentiometer according to the instructions on the previous page.

If the test program fails and consistantly points out the same bit at a consistently odd or even address then it is likely that a RAM chip is bad. Prior to shipment the board was continuosly checked with a similar program for 24 hours and no memory errors were allowed. Consult the accompanying chart to determine which RAM is bad and carefully remove it from the socket. Virtually any 22 pin 4K dynamic RAM with high-level clock and a 300NS access/470NS cycle speed may be substututed. Examples are MM5280 (NSC), TMS4060 (TI), 2107A, 2107B (Intel), 2604 (Sig.), and 9060 (AMD). Numbers to avoid are 2107plain and TMS4030. Al so if parts are being obtained to populate a blank board it is recommended that the 2107B and the TMS4060 also be avoided. MM5280 RAM's for replacement or bare board population purposes may be obtained from MTU for $\$ 5.00$ each.

Most other failures will require sharp eyes or an oscilloscope to trace. First examine the board underside to verify that unclipped excess component leads have not bent and shorted lines together. Al so check the -5 supply voltage across D4; it should be between -4.5 and -5.5 volts.

Tracing with an oscilloscope is best done by checking the counter chain first. Look at the 8 mHz oscillator output and the first 3 counter stages. Then look at the phase comparator output. Adjust the pot until waveforms like the diagram are seen. Check the remainder of the horizontal counter chain and verify proper horizontal unblank and sync signals. Their period should be 64uS exactly. Check the vertical counter chain. The most significant bit of this chain should be on for 256 uS and repeat just a shade faster than 60 Hz . Check the load enable input to the shift register. Look at the video output signal and verify 3 distinct voltage levels with 2ONS transition periods from one level to the next. The video output transistor could have been zapped if the video signal is distorted.

The memory address counter chain should be checked next. Verify proper differentiation of the vertical enable pulse and proper resetting of the address register at the beginning of each vertical sweep. Check that every stage is counting. Check the address multiplexor for proper functioning of each bit. With the KIM monitor examining a VM location synchronize the scope to board addressed (U3-6). Check that the data register is being gated onto the KIM bus at this time. Check the RAM data outputs, they should be stable just prior to data register clocking which occurs 100-150 NS before the end of phase 2.

Check the clock waveform to the RAM chips, it should be a full 12 volts in amplitude and have 25NS or less transition times. If one of the clock driver transistors is bad, replace with the identical number.

If all of this fails to locate the problem, return the board to the factory.

The K-1008 Visable Memory is basically an 8K dynamic memory board. However instead of letting the memory refresh cycles go to waste, the data read is formatted into a video signal and sent out. Thus, depending on your point of view, it is either a dynamic board with "visable" refresh or a static video display board.

The key to the board's remarkable properties is the 6502 bus itself. A symmetrical 1.0 mHz two-phase clock is used by the KIM-1. The 6502 microprocessor really accesses memory only during Phase 2 with Phase 1 being used for setup. Thus the visable memory can use the 500 NS period during Phase 1 to access the memory for display and then turn the memory over to the 6502 during phase 2. RAM chip access times approaching 300NS are required with this scheme but that figure is actually rather slow compared with modern 4 K dynamic RAM standards. It is this "flip-flop" sharing between microprocessor and display that makes glitchless display quality possible under all operating conditions.

All of the board's timing is derived from an 8 mHz oscillator which is phase-locked to the rising edge of PHASE 2 from the KIM. Each cycle of this oscillator represents 1 dot on the display which is also 125 NS. U10 is the voltage controlled oscillator in the phase locked loop which is just a classic Schmidt trigger R-C oscillator. The 500 ohm pot determines the oscillator's free-running frequency and is set for a nominal frequency of 8.0 mHz . This simple oscillator is made to act as a voltage controlled oscillator (VCO) by connecting a resistor (2.2K) to the R-C node. Changes in current through this resistor caused by voltage changes at its free end affect the oscillator's frequency. Although the linear VCO range is only $20 \%$ or so, this is ample for locking to a fixed crystal-controlled frequency.

The phase detector is al so rather unique. Since the phase angle of the lock between the on-board oscillator/counter chain and the KIM's PHASE 2 clock affects the data transfer timing, it had to be controlled more tightly than a typical exclusive-or phase detector would provide. A tri-state buffer (U8) fills the bill. A 250NS pulse at a 1.0 mHz rate from the first three stages of the counter chain enables the tri-state buffer. The data input to the buffer is PHASE-2 from the KIM. Ideal timing for data transfer between KIM and VM occurs when the trailing edge of PHASE 2 occurs midway in the enable pulse. Under these conditions the output of the buffer floats for $3 / 4$ of the cycle, is driven high for about $1 / 8$ of the cycle, and then is driven low for the remaining $1 / 8$ of the cycle before floating again. This wildly gyrating buffer output voltage is averaged by the low pass filter formed by R3 and C17. If PHASE 2 turns off earlier in the enable window, the buffer output high time becomes less than the low time and the low-pass filter output voltage decreases thus speeding up the VCO which corrects for the error. The converse is true if PHASE 2 becomes late. The exact equilibrium point can be changed by adjusting the 500 ohm pot, P1.

The 8.0 mHz output of the oscillator is called DOT CLOCK and is used el sewhere to control generation of individual video dots. It is also fed to the counter chain which ultimately divides the 8.0 mHz all the way down to 60 Hz . The first three stages (part of U12) of the chain divide by 8 producing the DOT 4, DOT 2, and DOT 1 signals which are used to control the memory chip timing and loading of bytes into the video shift register for display. The remaining 6 stages (the remainder of U12 and part of U3O) divide by 64 and produce the horizontal scan frequency of 15.625 kHz which is a period of exactly 64 uS . Decoding logic consisting of portions of U13, U31, and U16 produce two overlapping control signals. Pin 3 output of U13 is a horizontal display enable (unblank) signal. This signal is high for 40uS of the 64 and enables the generation of video data during that period. This of course represents 40 byte times or 320 bit times and sets the width of the image. Other decoding logic (parts of U31) generates a horizontal sync pulse which is 8uS wide and approximately centered in the 24uS interval that HORIZONTAL UNBLK is off. The decoded states of the counter were carefully chosen to insure that no glitches occurred on the horizontal sync pulse.

The trailing edge of the horizontal sync pulse drives the second half of the counter chain consisting of U32 and a portion of U45. Overall this counter divides by 260. Initially it starts with all 9 bits at zero. After 260 horizontal syncs it reaches a count of 260 which is detected by U31 pin 3 which then forces all 9 bits back to zero. The most significant bit of the counter (U45) is a one for only 4 horizontal sync periods so it is used as the vertical sync pulse. An exclusive-or equivalent formed from portions of U29 and U44 combines the horizontal and vertical syncs together to provide a simplified but perfectly adequate composite sync signal to the video signal generator.

U47, an inverter, and a flip-flop provide a glitch-free vertical display enable signal by decoding the second half of the counter chain. This signal is true for 200 horizontal scans and false for the remaining 60 . Like the horizontal unblank and sync, vertical sync is intiated midway in the interval that vertical display enable is off. The leading edge of vertical display enable resets the memory scan address counter at the beginning of the frame through R12, R13, C33, and part of $U 46$.

The video shift register, U9, is clocked continuously by the 8.0 mHz oscillator. Any data in the register is shifted toward the output and zeroes are shifted in. After 8 shifts the register will start outputting zeroes or black if no new data is loaded. Nand gate $U 15$ allows new data to be loaded only when VERTICAL ENABLE is true, HORIZONTAL UNBLK is true, and the dot counter portion of the counter chain is at STATE 7. When all of these conditions are satisfied, the next 8.0 mHz clock pulse loads the shift register rather than shifting it. The memory timing has been carefully set up so that data from the memory is available when the shift register needs it. Since the 76LS166 is a synchronous load device, there is no problem with the first or last dot of a byte being wider or narrower than the other dots. A fourth input to the shift register load enable gate is normally always high but 2 of the jumpers at $S 1$ allow it to be connected to true or complement of the most significant memory address counter bit. When in one of these positions, half of the screen is blanked and the other half works normally.

The video combiner consists of a resistor network and two open-collector gates from U14. Output 8 is controlled by the composite sync source and if it is on generates an essentially zero voltage level at the base of Q7. Video black is generated if output 3 is on which is a level of about 8 volts because of R16. If both gates are off the white level of 2.5 volts, set by voltage divider R17 and R18, is produced. Emitter follower Q7 buffers the video coax cable from the realtively high impedance video combiner insuring good signal quality regardless of cable length. Series termination of the line is provided by R14. The overall video amplitude into a 75 ohm standard video cable is about 1.2 volts P-P which doubles under open circuit conditions.

The display memory address counter is 13 bits long and consists of U19, U34, and a portion of U30. Every time the video shift register is loaded with data from memory, the counter increments by one in preparation for the next memory byte. The counter is reset immediately before the first byte is displayed at the upper left corner of the screen. Note that when the display frame is complete and VERTICAL ENABLE becomes false that the counter continues to count during those times that HORIZONTAL UNBLK is true. This maintains memory refresh action during the relatively long vertical blanking period.

A 12 bit 2 input address multiplexor is formed from U20, U33, and U35. This multiplexor selects addresses from the address counter when DOT 4 is high and selects addresses from the KIM when it is low. DOT 4 is roughly the inverse of KIM PHASE 2 but occurs about 50 to 100 NS earlier. The output of the address multiplexor drives the 12 address lines of the RAM array.

Looking now at the KIM side of the interface, U2 buffers the upper three KIM address bus bits and provides them in their true and complement sense. One 3 -input gate from U3 in conjunction with 6 of the jumper positions at $S 1$ produces the BOARD ADDRESSED signal when the board is actually addressed. Another gate in U3 also detects address references between E000 and FFFF and generates KIM DECODE ENABLE to allow the KIM monitor ROM's to function when A-K is disconnected from ground. U1, an 8-input nand, detects references between FFOO and FFFF and generates KIM VECTOR $\overline{\text { FETCH. A germanium diode in series with the gate output simulates the }}$ open-collector gate which is required.

The KIM data bus is buffered both to and from the actual RAM array. Data from the bus passes through U6 and U4 on its way to the RAM DATA INPUT pins. The inversion of the data is cancelled by the data inversion inside the RAM itself. Data output from the RAM enters a tri-state latch which is necessary because data from the RAM's has disappeared by the time the KIM uses it. The latches have new data clocked into them at the end of every memory cycle but their contents are gated onto the KIM data bus only when the board is addressed and a write cycle is not being performed.

The memory array itself consists simply of 164 K dynamic RAM chips of the 22 pin variety arranged in a 2 by 8 array. The primary reason for their use over other types of memory chips was cost and a long history of trouble-free reliable performance in large mainframe computers. Al so they have the lowest average power consumption in this circuit of all available 4 K RAM's. Although National Semiconductor MM5280's are used on factory assembled boards, many manufacturers produce compatible products. Exact details on the operation of 22 pin 4 K dynamic RAM's may be found in the manufacturer's data sheets.

One signal required by the RAM chips is a clock signal that is 12 volts in amplitude. The leading edge of this signal causes the RAM's themselves to latch the state of the address inputs and hold it until clocked again. Data appears at the output after access time, which is typically 200NS, and remains until the clock returns to ground. When not clocked, the RAM's remain completely inactive, draw no power, and float their outputs. The power saver generates a clock pulse only when a memory cycle is actually needed and only clocks the row of RAM's that was actually addressed. At all other times the memory array draws no power at all. If the KIM is not accessing the board, less than $32 \%$ of the possible memory cycles are active which rises to about $81 \%$ if the KIM is in a tight loop fetching and executing solely on the VM board. An individual RAM chip will see about one half of this activity level. The result is that the memory array runs from stone cold when the KIM is executing el sewhere to just cold when fully utilized.

The clock driver circuit that accepts TTL levels from U17 and U18 and translates them to 12 volt levels is exceptionally simple, cheap, power conservative, and high in performance. Like the RAM array, the clock driver draws no power except when a clock pulse is being generated. Performance of the circuit when loaded by 8 RAM chips rivals that of $\$ 3$ driver IC's with rise and fall times of less than 25NS.

The clock timing generator uses a gate (part of U11) and a flip-flop to generate a precise clock pulse width for the RAM chips. The power saver gating is supplied by U17, U18, and some inverters. The power saver circuit combines clock timing, BOARD ADDRESSED, HORIZ UNBLK, and the least significant memory address bit together and determines which row of RAM's should be clocked if either. U15 generates a write enable pulse coincident with the clock when the conditions necessary for writing are satisfied.

Two 3-terminal regulators supply regulated +5 and +12 volts from unregulated input voltages. Minimal heatsinking is necessary due to the low power consumption of the board. The 1000uF filter capacitor on the +16 unregulated input allows the K-1000 power supply to power 2 Visable Memories as well as a KIM and K-1008 DAC all simultaneously. Negative 5 for the RAM chips is supplied by a charge pump and zener diode regulator. Output 6 of $U 44$ provides a 12 volt $P-P$ signal at 1 mHz which drives the network consisting of D2, D3, and C31 which, without D4, would produce about -11 volts. D4 reduces this to -5 volts and in doing so limits the swing at U44-6 to about 6 volts P-P.




MTU VISABLE MEMORY 22 PIN RAN TIMING GEN. \& POWER SUPPLY



LOC R/W
MTU VISAbLE MEMORY 22 PIN RAM
MEM CE

## RAM CHIPS





00000



VMTST K－1008 VISABLE MEMORY


VMTST K－1008 VISABLE MEMORY
EQUATES AND DATA STORAGE


ERRAD
ERRBTS
T1ITCT
T2ITCT

 $\begin{array}{ll}\text { X }^{\prime} 2000 & \text { ；ADDRESS OF VISABLE MEMORY } \\ 8192 & \text { SIZE OF VISABLE MEMORY BOARD }\end{array}$

SIGNIFICANT UPPER ADDRESS BITS FOR VM
main program data storage
．WORD 0 ；ADDRESS OF DETECTED MEMORY ERROR
BITS
ITERATION COUNT FOR TEST 1

## TEST <br> ；RANDOM NUMBER REGISTER <br> ：RANES SEED FOR VERIFY

DAVEBLE BYTE ADDRESS COUNTER
data storage for checkerboard test
$\begin{array}{ll}\text { ．WORD } \\ \text { ．WORD } 0 & \text { ；} \\ \text {－SCRAMBLED MEMOR } Y ~ A D D R E S S ~ A N D ~ E R R O R ~ A D D R E S ~\end{array}$

； $\begin{aligned} & X \text { SIZE（WIDTH）OF CHECKER RECTANGLE } \\ & \text { ；} Y \text { SIZE（HEIGHT）OF CHECKER RECTANGLE }\end{aligned}$
$\begin{array}{ll}\text { ．WORD } & 0 \\ \text { ．BYTE } & 0 \\ \text { ．BYTE } & 0 \\ \text { ．BYTE } & 0\end{array}$
新
新

8888
²88\％
88888
～్త్రి무율
荌彥高呂
降
GO TO ERROR LOG IF ERROR
DECREMENT AND CHECK ITERATION COUNT LOOP UNTIL 16 ITERATIONS DONE
REPEAT THE ENTIRE TEST WITH DIFFERENT REPEAT THE ENTIRE TEST WITH DIFFERENT
DATA ; STORE ERROR BITS ; GO TO KIM MONITOR
; STORE ERROR BITS
; STORE ERROR ADORESS
 RNERLG
T2IICT
MAIN11
MAIN
LOG ROUTINES ERRBTS
MADR
ERRADR
MADR +1
ERRADR
KIMM



VMTST K-1008 VISABLE MEMORY
MAIN TEST PROGRAM



## VMTST K-1008 VISABLE MEMORY RANDOM PATTERN GENERATE AND VERIFY ROUTINES



VMTST K-1008 VISABLE MEMORY
RANDOM PATTERN GENERATE AND VERIFY ROUTINES


